Hierarchical robust test generation for CMOS circuit stuck-open faults

By Tsiatouhas Y.   Haniotakis Th.   Nikolos D.   Paschalis A.   Halatsis C.  

International Journal of Electronics, Vol. 82, Iss. 1, 1997-01 ,pp. : 45-60

Taylor & Francis Ltd

Access to resources Recommend Favorite

Universal and robust testing of stuck-open faults in Reed-Muller canonical CMOS circuits

By Das Debesh K.   Chakraborty Susanta   Bhattacharya Bhargab B.  

International Journal of Electronics, Vol. 90, Iss. 1, 2003-01 ,pp. : 1-11

Taylor & Francis Ltd

Access to resources Recommend Favorite

Statistical analysis of multiple intermittent faults in combinational circuits

By Abd-El-Barr Mostafa H.   Ansari Shad I.  

International Journal of Electronics, Vol. 80, Iss. 5, 1996-05 ,pp. : 647-660

Taylor & Francis Ltd

Access to resources Recommend Favorite

Combined oscillation and IDDQ testing of a CMOS amplifier circuit

By Srivastava Ashok  

International Journal of Electronics, Vol. 97, Iss. 1, 2010-01 ,pp. : 1-15

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design of an asynchronous least common multiple circuit

By Bansal V.   Nandy A.   Lau K.T.  

Microelectronics International, Vol. 24, Iss. 1, 2007-01 ,pp. : 4-7

Emerald Group Publishing Ltd

Access to resources Recommend Favorite