An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.22, Iss.2, 2006-04, pp. : 161-172

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs

By Girard Patrick

Journal of Electronic Testing, Vol. 21, Iss. 1, 2005-02 ,pp. : 43-55

Springer Publishing Company

Access to resources Recommend Favorite

BIST-Based Delay-Fault Testing in FPGAs

By Abramovici M.

Journal of Electronic Testing, Vol. 19, Iss. 5, 2003-10 ,pp. : 549-558

Springer Publishing Company

Access to resources Recommend Favorite

Distributed BIST Architecture to Combat Delay Faults

By Savir J.

Journal of Electronic Testing, Vol. 16, Iss. 4, 2000-08 ,pp. : 369-380

Springer Publishing Company

Access to resources Recommend Favorite

Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs

By Sterpone L. Sonza Reorda M. Violante M. Kastensmidt F. Carro L.

Journal of Electronic Testing, Vol. 23, Iss. 1, 2007-02 ,pp. : 47-54

Springer Publishing Company

Access to resources Recommend Favorite

A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores

By Tehranipour M.H.

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 155-168

Springer Publishing Company

Access to resources Recommend Favorite