Loss Probability for a Finite Buffer Multiplexer with the M/G/∞ Input Process

ISSN： 1018-4864

Source： Telecommunication Systems, Vol.29, Iss.3, 2005-07, pp. : 181-197

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

1-V quasi constant-g m input/output rail-to-rail CMOS op-amp

By Carrillo J.M. Duque-Carrillo J.F. Torelli G. Ausin J.L.

Integration, the VLSI Journal, Vol. 36, Iss. 4, 2003-11 ,pp. : 161-174

Elsevier

Access to resources Recommend Favorite

An Adaptive Biased Single-Stage CMOS Operational Amplifier with a Novel Rail-to-Rail Constant-g_m Input Stage

By Ahmadi Mohammad

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 1, 2005-10 ,pp. : 71-78

Springer Publishing Company

Access to resources Recommend Favorite

A high speed, precision voltage buffer in a submicron CMOS process

By Wolfer Skye Comer Donald T. Comer David J.

International Journal of Electronics, Vol. 87, Iss. 12, 2000-12 ,pp. : 1443-1452

Taylor & Francis Ltd

Access to resources Recommend Favorite

On the effects of the packet size distribution on the packet loss process

By Dán György

Telecommunication Systems, Vol. 32, Iss. 1, 2006-05 ,pp. : 31-53

Springer Publishing Company

Access to resources Recommend Favorite

Path delay fault testing of multiplexer-based shifters

By Vergos H. T. Tsiatouhas Y. Haniotakis Th. Nikolos D. Nicolaidis M.

International Journal of Electronics, Vol. 88, Iss. 8, 2001-08 ,pp. : 923-937

Taylor & Francis Ltd

Access to resources Recommend Favorite