The Shared Control Parallel Architecture Model

By Abu-Ghazaleh N.B.   Wilsey P.A.  

Journal of Parallel and Distributed Computing, Vol. 61, Iss. 6, 2001-06 ,pp. : 767-783

Academic Press

Access to resources Recommend Favorite

FPGA-based parallel architecture for PID control algorithm and HDL co-simulation

By Ananthan T.   Vaidyan M.V.  

International Journal of Embedded Systems, Vol. 5, Iss. 4, 2013-11 ,pp. : 239-247

Inderscience Publishers

Access to resources Recommend Favorite

A New Real Time Object Segmentation and Tracking Algorithm and its Parallel Hardware Architecture

By Meribout Mahmound   Nakanishi Mamoru  

Journal of VLSI Signal Processing, Vol. 39, Iss. 3, 2005-03 ,pp. : 249-266

Springer Publishing Company

Access to resources Recommend Favorite

Parallel Queue Processor Architecture Based on Produced Order Computation Model

By Sowa Masahiro   Abderazek Ben   Yoshinaga Tsutomu  

The Journal of Supercomputing, Vol. 32, Iss. 3, 2005-06 ,pp. : 217-229

Springer Publishing Company

Access to resources Recommend Favorite

High performance parallel evolutionary algorithm model based on MapReduce framework

By Du Xin   Ni Youcong   Yao Zhiqiang   Xiao Ruliang   Xie Datong  

International Journal of Computer Applications in Technology, Vol. 46, Iss. 3, 2013-03 ,pp. : 290-295

Inderscience Publishers

Access to resources Recommend Favorite