Interprocedural Compiler Optimization for Partial Run-Time Reconfiguration

By Panainte Elena   Bertels Koen   Vassiliadis Stamatis  

Journal of VLSI Signal Processing, Vol. 43, Iss. 2-3, 2006-06 ,pp. : 161-172

Springer Publishing Company

Access to resources Recommend Favorite

A neural compiler

By Gruau F.   Ratajszczak J.-Y.   Wiber G.  

Theoretical Computer Science, Vol. 141, Iss. 1, 1995-04 ,pp. : 1-52

Elsevier

Access to resources Recommend Favorite

Partial Evaluation of Computation Process, Revisited

By Futamura Y.  

LISP and Symbolic Computation, Vol. 12, Iss. 4, 1999-12 ,pp. : 377-380

Springer Publishing Company

Access to resources Recommend Favorite

Design space exploration of an optimized compiler approach for a generic reconfigurable array architecture

By Dimitroulakos Grigoris   Galanis Michalis   Goutis Costas  

The Journal of Supercomputing, Vol. 40, Iss. 2, 2007-05 ,pp. : 127-157

Springer Publishing Company

Access to resources Recommend Favorite

A Compiler-Directed Approach to Network Latency Reduction for Distributed Shared Memory Multiprocessors

By Ray S.   Jiang H.   Yang Q.  

Journal of Parallel and Distributed Computing, Vol. 38, Iss. 2, 1996-11 ,pp. : 267-276

Academic Press

Access to resources Recommend Favorite