A Novel Integrated CMOS Switch Circuit for High Precision Sample-and-Hold Technique

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.12, Iss.3, 1997-04, pp. : 211-215

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A high-speed sample-and-hold circuit based on CMOS transmission lines

By Wang Pingshan

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 245-254

Springer Publishing Company

Access to resources Recommend Favorite

A sample-and-hold current measurement integrated circuit for neural recording

By Ang S. S.

International Journal of Electronics, Vol. 93, Iss. 12, 2006-12 ,pp. : 793-803

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 200 MHz 4.8 mW 3 V Fully Differential CMOS Sample-and-Hold Circuit with Low Hold Pedestal

By Lee Tsung-Sum Lu Chi-Chang

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 1, 2005-10 ,pp. : 37-46

Springer Publishing Company

Access to resources Recommend Favorite

A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling

By Waltari M. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 21-31

Springer Publishing Company

Access to resources Recommend Favorite

Novel FBCCII-based sample-and-hold and MDAC circuits

By Hwang Yuh-Shyan Wang San-Fu Sheu Pi-Wei Chen Jiann-Jong

International Journal of Electronics, Vol. 95, Iss. 11, 2008-01 ,pp. : 1111-1117

Taylor & Francis Ltd

Access to resources Recommend Favorite