A Digitally Controlled Shunt Capacitor CMOS Delay Line

Author： Andreani P.  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.18, Iss.1, 1999-01, pp. : 89-96

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design of fully-integrated digitally-controlled CMOS voltage amplifier

By    

International Journal of Electronics, Vol. 101, Iss. 12, 2014-12 ,pp. : 1662-1670

Taylor & Francis Ltd

Access to resources Recommend Favorite

A high linearity X-band SOI CMOS digitally-controlled phase shifter

By Liang Chen   Xinyu Chen   Youtao Zhang   Zhiqun Li   Lei Yang  

Journal of Semiconductors, Vol. 36, Iss. 6, 2015-06 ,pp. : 65004-65011

IOP Publishing

Access to resources Recommend Favorite

600MHz BiCMOS digitally controlled oscillator for clock recovery and frequency synthesis PLLs

By Hasan S. M. Rezaul   Yusof Azman   Aun Lim Chu  

International Journal of Electronics, Vol. 88, Iss. 5, 2001-05 ,pp. : 529-541

Taylor & Francis Ltd

Access to resources Recommend Favorite

CMOS Switched-Capacitor Integrator

By Rogatkin Yu. B.  

Russian Microelectronics, Vol. 32, Iss. 6, 2003-11 ,pp. : 333-338

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Analysis of DLL Jitter due to Voltage-Controlled Delay Line

By Gholami Mohammad   Ardeshir Gholamreza  

Circuits, Systems, and Signal Processing, Vol. 32, Iss. 5, 2013-10 ,pp. : 2119-2135

Springer Publishing Company

Access to resources Recommend Favorite