A 5 GHz 90-nm CMOS all digital phase-locked loop

By Lu Ping   Sjöland Henrik  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 49-59

Springer Publishing Company

Access to resources Recommend Favorite

Design of improved CMOS phase-frequency detector and charge-pump for phase-locked loop

By Faen Liu   Zhigong Wang   Zhiqun Li   Qin Li   Sheng Chen  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105006-105012

IOP Publishing

Access to resources Recommend Favorite

A Fully Integrated CMOS Phase-Locked Loop with 30 MHz to 2 GHz Locking Range and ±35 ps Jitter

By Xu C.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 1-2, 2003-07 ,pp. : 91-97

Springer Publishing Company

Access to resources Recommend Favorite

Chaos synchronisation of the third-order Phase-locked Loop

By Qananwah Q. M.  

International Journal of Electronics, Vol. 95, Iss. 8, 2008-01 ,pp. : 799-803

Taylor & Francis Ltd

Access to resources Recommend Favorite

A phase-locked loop of the resistance and capacitance scaling scheme with multiple charge pumps

By Song Youn-Gui  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 155-162

Springer Publishing Company

Access to resources Recommend Favorite