Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications

Author： Shi C.

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.26, Iss.3, 2001-03, pp. : 221-230

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A high-speed algorithmic ADC

By Riewruja Vanchai Chaikla Amphawan

International Journal of Electronics, Vol. 91, Iss. 12, 2004-12 ,pp. : 719-733

Taylor & Francis Ltd

Access to resources Recommend Favorite

A power scalable PLL frequency synthesizer for high-speed Δ—Σ ADC

By Siyang Han Baoyong Chi Xinwang Zhang Zhihua Wang

Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. : 85002-85007

IOP Publishing

Access to resources Recommend Favorite

High-speed low-power CMOS comparator dedicated to 10 bit 20 MHz pipeline ADCs for RF WLAN applications

By Guermaz M. B.

International Journal of Electronics, Vol. 95, Iss. 9, 2008-01 ,pp. : 869-878

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 12-bit compact column-parallel SAR ADC with dynamic power control technique for high-speed CMOS image sensors

By Quanliang Li Liyuan Liu Ye Han Zhongxiang Cao Nanjian Wu

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105008-105015

IOP Publishing

Access to resources Recommend Favorite

Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications

By Tsui C-y. Cheng R.S-K. Ling C.

Wireless Personal Communications, Vol. 14, Iss. 1, 2000-07 ,pp. : 49-64

Springer Publishing Company

Access to resources Recommend Favorite