Related content

On the speed-up of lock up time in the PLL frequency synthesizer

By Sumi Yasuaki   Obote Shigeki   Tsuda Kazutoshi   Syoubu Kouichi   Fukui Yutaka  

International Journal of Electronics, Vol. 84, Iss. 2, 1998-02 ,pp. : 123-130

Taylor & Francis Ltd

Access to resources Recommend Favorite

A high-speed algorithmic ADC

By Riewruja Vanchai   Chaikla Amphawan  

International Journal of Electronics, Vol. 91, Iss. 12, 2004-12 ,pp. : 719-733

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 4 GHz ΔΣ Fractional-N Frequency Synthesizer

By Ahola R.  

Analog Integrated Circuits and Signal Processing, Vol. 34, Iss. 2, 2003-02 ,pp. : 77-87

Springer Publishing Company

Access to resources Recommend Favorite

Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications

By Shi C.  

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 3, 2001-03 ,pp. : 221-230

Springer Publishing Company

Access to resources Recommend Favorite

Implementation of a high speed frequency synthesizer employing a dual input phase accumulator

By Efstathiou Konstantinos   Papadopoulos George  

International Journal of Electronics, Vol. 87, Iss. 1, 2000-01 ,pp. : 43-56

Taylor & Francis Ltd

Access to resources Recommend Favorite