An Integrated CAD Methodology for Yield Enhancement of VLSI CMOS Circuits Including Statistical Device Variations

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.37, Iss.2, 2003-11, pp. : 85-102

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Reducing average and peak temperatures of VLSI CMOS circuits by means of evolutionary algorithm applied to high level synthesis

By Koziel S. Szczesniak W.

Microelectronics, Vol. 34, Iss. 12, 2003-12 ,pp. : 1167-1174

Elsevier

Access to resources Recommend Favorite

A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits

By Bisdounis L. Gouvetas D. Koufopavlou O.

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 599-613

Taylor & Francis Ltd

Access to resources Recommend Favorite

Dominant mechanisms of transient-radiation upset in CMOS RAM VLSI circuits realized in SOS technology

By Kirgizova A. Nikiforov A. Grigor’ev N. Poljakov I. Skorobogatov P.

Russian Microelectronics, Vol. 35, Iss. 3, 2006-05 ,pp. : 162-176

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

A design for testability approach for nano-CMOS analogue integrated circuits

By Karmani Mouna Khedhiri Chiraz Hamdi Belgacem Man Ka Lok Tourki Rached

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 837-850

Taylor & Francis Ltd

Access to resources Recommend Favorite

di/dt Noise in CMOS Integrated Circuits

By Larsson P.

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 113-129

Springer Publishing Company

Access to resources Recommend Favorite