A Self-Calibrated Pipeline ADC with 200 MHz IF-Sampling Frontend

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.37, Iss.3, 2003-01, pp. : 201-213

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 90-nm CMOS, 8-bit pipeline ADC with 60-MHz bandwidth and 125-MS/s or 250-MS/s sampling frequency

By Malcovati Piero Picolli Luca Crespi Lorenzo Chaahoub Faouzi Baschirotto Andrea

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 2, 2010-08 ,pp. : 159-172

Springer Publishing Company

Access to resources Recommend Favorite

A Low Voltage 14-Bit Self-Calibrated CMOS DAC with Enhanced Dynamic Linearity

By Saeedi S.

Analog Integrated Circuits and Signal Processing, Vol. 43, Iss. 2, 2005-05 ,pp. : 137-145

Springer Publishing Company

Access to resources Recommend Favorite

Low noise frequency synthesizer with self-calibrated voltage controlled oscillator and accurate AFC algorithm

By Peng Qin Jinbo Li Jian Kang Xiaoyong Li Jianjun Zhou

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 95007-95011

IOP Publishing

Access to resources Recommend Favorite

A Floating-Point ADC with Variable Gain Pipeline Stages

By Kosonen P.J.

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 3, 2003-09 ,pp. : 259-261

Springer Publishing Company

Access to resources Recommend Favorite

An 8-bit, 200 MSPS Folding and Interpolating ADC

By Moldsvor Ø. Østrem G.S.

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 1, 1998-01 ,pp. : 37-47

Springer Publishing Company

Access to resources Recommend Favorite