A Floating-Point ADC with Variable Gain Pipeline Stages

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.36, Iss.3, 2003-09, pp. : 259-261

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Transimpedance amplifiers using three cascade variable inverter gain stages

By Juang C. Shiue S. Tsai S. Yang J.

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 3, 2006-12 ,pp. : 299-302

Springer Publishing Company

Access to resources Recommend Favorite

A Self-Calibrated Pipeline ADC with 200 MHz IF-Sampling Frontend

By Waltari Mikko

Analog Integrated Circuits and Signal Processing, Vol. 37, Iss. 3, 2003-01 ,pp. : 201-213

Springer Publishing Company

Access to resources Recommend Favorite

Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications

By Shi C.

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 3, 2001-03 ,pp. : 221-230

Springer Publishing Company

Access to resources Recommend Favorite

A CMOS switch-capacitor 14-bit 100 Msps pipeline ADC with over 90 dB SFDR

By Cai Hua Li Ping

International Journal of Electronics, Vol. 100, Iss. 1, 2013-01 ,pp. : 62-71

Taylor & Francis Ltd

Access to resources Recommend Favorite

A New Approach to Realize Variable Gain Amplifiers

By Abdelfattah K.M. Soliman A.M.

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 3, 2002-03 ,pp. : 257-263

Springer Publishing Company

Access to resources Recommend Favorite