A threshold logic gate based on clocked coupled inverters

By Ramos J. Fernandez   Lopez J. A. Hidalgo   Martin M. J.   Tejero J. C.   Gago A.  

International Journal of Electronics, Vol. 84, Iss. 4, 1998-04 ,pp. : 371-382

Taylor & Francis Ltd

Access to resources Recommend Favorite

Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs

By Kaya Savas   Ting Darwin   Hamed Hesham  

Analog Integrated Circuits and Signal Processing, Vol. 68, Iss. 1, 2011-07 ,pp. : 101-109

Springer Publishing Company

Access to resources Recommend Favorite

Influence of back-gate stress on the back-gate threshold voltage of a LOCOS-isolated SOIMOSFET

By Bo Mei   Jinshun Bi   Duoli Li   Sinan Liu   Zhengsheng Han  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 24002-24006

IOP Publishing

Access to resources Recommend Favorite

Process/physics-based threshold voltage model for nano-scaled double-gate devices

By Kim Keunwoo  

International Journal of Electronics, Vol. 91, Iss. 3, 2004-03 ,pp. : 139-148

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analytical 2D modeling for potential distribution and threshold voltage of the short channel fully depleted cylindrical/surrounding gate MOSFET

By Aouaj Abdellah   Bouziane Ahmed   NouaÇry Ahmed  

International Journal of Electronics, Vol. 92, Iss. 8, 2005-08 ,pp. : 437-443

Taylor & Francis Ltd

Access to resources Recommend Favorite