Design and Performance of 155 Mbps Clock/Data Recovery Circuits on Heavy Loaded PLDs

Author: Aguiar Rui  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.43, Iss.2, 2005-05, pp. : 159-170

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract