10 Gb/s Linear Full-Rate CMOS Phase Detector for Clock Data Recovery Circuit

Author： Yu X.

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.45, Iss.2, 2005-11, pp. : 191-196

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit

By Kok-Siang Tan Sulaiman Mohd-Shahiman Reaz Mamun Hean-Teik Chuah Sachdev Manoj

Analog Integrated Circuits and Signal Processing, Vol. 51, Iss. 2, 2007-05 ,pp. : 101-109

Springer Publishing Company

Access to resources Recommend Favorite

A 10-bit 100 MSamples/s BiCMOS D/A Converter

By Jørgensen I.H.H.

Analog Integrated Circuits and Signal Processing, Vol. 12, Iss. 1, 1997-01 ,pp. : 15-28

Springer Publishing Company

Access to resources Recommend Favorite

A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling

By Waltari M. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 21-31

Springer Publishing Company

Access to resources Recommend Favorite

A 10-b 120-MS/s CMOS Track-and-Hold Amplifier

By Seon Jong-kug

Analog Integrated Circuits and Signal Processing, Vol. 44, Iss. 1, 2005-07 ,pp. : 55-60

Springer Publishing Company

Access to resources Recommend Favorite

Current-mode CMOS multiplier/divider circuit operating in linear/saturation regions

By Lopez-Martin Antonio

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 299-302

Springer Publishing Company

Access to resources Recommend Favorite