A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

By Shu Guanghua  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 95-102

Springer Publishing Company

Access to resources Recommend Favorite

High-Speed CMOS Track/Hold Circuit Design

By Kobayashi H.  

Analog Integrated Circuits and Signal Processing, Vol. 27, Iss. 1-2, 2001-04 ,pp. : 165-176

Springer Publishing Company

Access to resources Recommend Favorite

A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling

By Waltari M.   Halonen K.  

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 21-31

Springer Publishing Company

Access to resources Recommend Favorite

A Double Sampling 8-Bit, 50 MS/s, 32 mW Pipeline Converter with +6 dB Overdrive Headroom

By Tuikkanen T.  

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 1, 2002-01 ,pp. : 7-14

Springer Publishing Company

Access to resources Recommend Favorite

A 10-bit 100 MSamples/s BiCMOS D/A Converter

By Jørgensen I.H.H.  

Analog Integrated Circuits and Signal Processing, Vol. 12, Iss. 1, 1997-01 ,pp. : 15-28

Springer Publishing Company

Access to resources Recommend Favorite