DC offset control with application in a zero-IF 0.18 m CMOS Bluetooth receiver chain

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.65, Iss.1, 2010-10, pp. : 15-20

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

High LO-RF isolation of zero-IF mixer in 0.18 μm CMOS technology

By Hsu Heng-Ming Lee Tai-Hsing

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 1, 2006-10 ,pp. : 19-25

Springer Publishing Company

Access to resources Recommend Favorite

Design of SIPC-based complementary LC-QVCO in 0.18- µ m CMOS technology for WiMAX application

By Ramiah Harikrishnan Zulkifli Tun Zainal Azni Sapiee Noramalia

Microelectronics International, Vol. 27, Iss. 1, 2010-01 ,pp. : 39-44

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A Fully Integrated Class 1 Bluetooth 0.25 m CMOS PA

By Mertens Koen

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 2, 2005-01 ,pp. : 103-112

Springer Publishing Company

Access to resources Recommend Favorite

A 0.5 V offset cancelled latch comparator in standard 0.18 μm CMOS process

By Mohammadi Khanghah Meysam Sadeghipour Khosrov

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 1, 2014-04 ,pp. : 161-169

Springer Publishing Company

Access to resources Recommend Favorite

Design Guidelines for the Noise Optimization of a 0.18 m CMOS Low-Noise Amplifier

By Youssef Ahmed

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 3, 2006-03 ,pp. : 193-201

Springer Publishing Company

Access to resources Recommend Favorite