An efficient current-based logic cell model for crosstalk delay analysis

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.4, 2013-04, pp. : 439-467

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Crosstalk-affected delay analysis in nanometer technologies

By Nazarian Shahin

International Journal of Electronics, Vol. 95, Iss. 9, 2008-01 ,pp. : 903-937

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs

By Girard Patrick

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 161-172

Springer Publishing Company

Access to resources Recommend Favorite

FDTD based transition time dependent crosstalk analysis for coupled RLC interconnects

By Sharma R. K.

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55001-55005

IOP Publishing

Access to resources Recommend Favorite

FDTD technique based crosstalk analysis of bundled SWCNT interconnects

By Agarwal Rajendra P. Agarwal Rajendra P. Agarwal Rajendra P.

Journal of Semiconductors, Vol. 36, Iss. 5, 2015-05 ,pp. : 55002-55010

IOP Publishing

Access to resources Recommend Favorite

Closed-Form Crosstalk Noise Delay Metrics

By Chen L.H.

Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 2-3, 2003-05 ,pp. : 143-156

Springer Publishing Company

Access to resources Recommend Favorite