Author： Chu Zhufei
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.100, Iss.5, 2013-05, pp. : 669-685
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
An efficient hierarchical timing-driven Steiner tree algorithm for global routing
By Xu J. Hong X. Jing T. Cai Y. Gu J.
Integration, the VLSI Journal, Vol. 35, Iss. 2, 2003-08 ,pp. :
Access to resources
Recommend
An Efficient Logic Equivalence Checker for Industrial Circuits
By Park J.
Journal of Electronic Testing, Vol. 16, Iss. 1-2, 2000-02 ,pp. :
Defect-tolerant Logic with Nanoscale Crossbar Circuits
By Hogg Tad
Journal of Electronic Testing, Vol. 23, Iss. 2-3, 2007-06 ,pp. :
Hybrid Fault Simulation for Synchronous Sequential Circuits
By Becker B.
Journal of Electronic Testing, Vol. 15, Iss. 3, 1999-12 ,pp. :