FPGA-based hybrid accumulator architecture for digital chirp synthesis

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.80, Iss.3, 1996-03, pp. : 441-447

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

FPGA-based architecture and implementation techniques of a low-complexity hybrid RAKE receiver for a DS-UWB communication system

By Thomos Christos Kalivas Grigorios

Telecommunication Systems, Vol. 52, Iss. 4, 2013-04 ,pp. : 2115-2132

Springer Publishing Company

Access to resources Recommend Favorite

FPGA-based architecture and implementation techniques of a low-complexity hybrid RAKE receiver for a DS-UWB communication system

By Thomos Christos Kalivas Grigorios

Telecommunication Systems, Vol. 52, Iss. 4, 2013-04 ,pp. : 2083-2099

Springer Publishing Company

Access to resources Recommend Favorite

FPGA-based architecture for motion sequence extraction

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 435-450

Taylor & Francis Ltd

Access to resources Recommend Favorite

A novel FPGA-based architecture for Sobel edge detection operator

By Abbasi T. A.

International Journal of Electronics, Vol. 94, Iss. 9, 2007-09 ,pp. : 889-896

Taylor & Francis Ltd

Access to resources Recommend Favorite

FPGA-based fully digital controller for three-phase shunt active filters

By Karimi S.

International Journal of Electronics, Vol. 95, Iss. 8, 2008-01 ,pp. : 805-818

Taylor & Francis Ltd

Access to resources Recommend Favorite