An accurate transient model for BiCMOS gate optimization

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.82, Iss.5, 1997-05, pp. : 503-514

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A precise transient model for delayed input BiCMOS digital circuits

By Rofail Samir S. Seng Yeo Kiat

International Journal of Electronics, Vol. 83, Iss. 4, 1997-10 ,pp. : 441-454

Taylor & Francis Ltd

Access to resources Recommend Favorite

Circuit analysis of BiCMOS gate delay

By Pham H. D. Yuan J. S.

International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. : 1-12

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 0.8 m BiCMOS Gate Driver for IGBT Power Switch

By Ramezani M.

Analog Integrated Circuits and Signal Processing, Vol. 24, Iss. 3, 2000-09 ,pp. : 175-185

Springer Publishing Company

Access to resources Recommend Favorite

BiCMOS domino: a novel high-speed dynamic BiCMOS logic

By Menon Sankaran M. Jayasumana Anura P. Malaiya Yashwant K.

International Journal of Electronics, Vol. 83, Iss. 2, 1997-08 ,pp. : 177-190

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analysis of the metastable behaviour of a BiCMOS SR latch

By Bahbouh Hussein T. Khalil Ahmed H. Salama Aly E.

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 425-435

Taylor & Francis Ltd

Access to resources Recommend Favorite