Author： Current K. W. Mcdonald C. L.
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.83, Iss.1, 1997-07, pp. : 55-60
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Multiple-valued logic has been proposed as a means for reducing the power, improving the speed, and increasing the packing density of VLSI circuits. Lowenergy (adiabatic) logic circuits have also been proposed to reduce energy consumption of VLSI logic functions. Instead of the conventional DC power supply, these adiabatic logic circuits use 'AC` power supplies (power clocks) that allow energy recovery and also serve as timing clocks for the logic. In this paper we describe the adiabatic operation of a quaternary logic circuit.
Related content
Adiabatic-CMOS/CMOS-adiabatic logic interface circuit
By Lau K. T. Wang W. Y. Ng K. W.
International Journal of Electronics, Vol. 87, Iss. 1, 2000-01 ,pp. :
Access to resources
Recommend
Quaternary static latch circuit
International Journal of Electronics, Vol. 88, Iss. 4, 2001-04 ,pp. :
QMOS digital logic circuit design
By Koshy Kamal J. Balsara Poras T.
International Journal of Electronics, Vol. 87, Iss. 5, 2000-05 ,pp. :