An adiabatic quaternary logic circuit

By Current K. W.   Mcdonald C. L.  

International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. : 55-60

Taylor & Francis Ltd

Access to resources Recommend Favorite

Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic

By Pacha C.  

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 1, 2000-10 ,pp. : 7-25

Springer Publishing Company

Access to resources Recommend Favorite

Design of a low-power 8 × 8-bit parallel multiplier using MOS current mode logic circuit

By Kim J. B.  

International Journal of Electronics, Vol. 94, Iss. 10, 2007-10 ,pp. : 905-913

Taylor & Francis Ltd

Access to resources Recommend Favorite

Methodology for the design of a 4-bit soft-hardware-logic circuit based on neuron MOS transistors

By Reyes-Barranca M. A.   Medina-Santiago A.  

International Journal of Electronics, Vol. 95, Iss. 6, 2008-01 ,pp. : 517-530

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design of quaternary logic circuit using quantum dot gate-quantum dot channel FET (QDG–QDCFET)

By  

International Journal of Electronics, Vol. 101, Iss. 10, 2014-10 ,pp. : 1427-1442

Taylor & Francis Ltd

Access to resources Recommend Favorite