Modelling and testing for bridging faults in CMOS and BiCMOS combinational circuits

Author: Ismaeel Asad A.   Bhatnagar Rakesh  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.83, Iss.4, 1997-10, pp. : 529-540

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract