A serial input VLSI systolic architecture for a clustering analyser

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.84, Iss.3, 1998-03, pp. : 269-284

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Efficient algorithm and systolic architecture for modular division

By Chen Chuanpeng

International Journal of Electronics, Vol. 98, Iss. 6, 2011-06 ,pp. : 813-823

Taylor & Francis Ltd

Access to resources Recommend Favorite

Bit-serial architecture for rank order and stack filters

By Hiasat A. Hasan O.

Integration, the VLSI Journal, Vol. 36, Iss. 1, 2003-09 ,pp. : 3-12

Elsevier

Access to resources Recommend Favorite

Enhanced multi-level filter algorithm and its VLSI architecture

International Journal of Electronics, Vol. 94, Iss. 2, 2007-02 ,pp. : 157-169

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Implementation Approach of the IEEE 1149.1 for the Routing Test of a VLSI Massively Parallel Architecture

By Aktouf C.

Journal of Electronic Testing, Vol. 12, Iss. 3, 1998-06 ,pp. : 171-185

Springer Publishing Company

Access to resources Recommend Favorite

Novel architecture for two-dimensional high throughput rate real-time discrete cosine transform and the VLSI design

By Chiang Jen-Shiun Huang Hsiang-Chou

International Journal of Electronics, Vol. 83, Iss. 4, 1997-10 ,pp. : 519-528

Taylor & Francis Ltd

Access to resources Recommend Favorite