A serial input VLSI systolic architecture for a clustering analyser

Author: Lai Mao-Fu   Hsieh Chaur-Her  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.84, Iss.3, 1998-03, pp. : 269-284

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract