Author: Bellis S. J. Marnane W. P. Larsson-Edefors P.
Publisher: Taylor & Francis Ltd
ISSN: 1362-3060
Source: International Journal of Electronics, Vol.86, Iss.6, 1999-06, pp. : 723-738
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Bit-serial architecture for rank order and stack filters
Integration, the VLSI Journal, Vol. 36, Iss. 1, 2003-09 ,pp. :
On-Line Error Detection for Bit-Serial Multipliers in GF(2m)
By Fenn S.
Journal of Electronic Testing, Vol. 13, Iss. 1, 1998-08 ,pp. :