Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2 m )

By Lee Chiou-Yng  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 143-150

Springer Publishing Company

Access to resources Recommend Favorite

On the synthesis of bit-parallel Galois field multipliers with on-line SEC and DED

By Mathew J.  

International Journal of Electronics, Vol. 96, Iss. 11, 2009-11 ,pp. : 1161-1173

Taylor & Francis Ltd

Access to resources Recommend Favorite

Dual basis digit serial GF(2 m ) multiplier

By Ibrahim M. K.   Aggoun A.  

International Journal of Electronics, Vol. 89, Iss. 7, 2002-07 ,pp. : 517-523

Taylor & Francis Ltd

Access to resources Recommend Favorite

False Error Vulnerability Study of On-line Soft Error Detection Mechanisms

By Reddy Kiran  

Journal of Electronic Testing, Vol. 26, Iss. 3, 2010-06 ,pp. : 323-335

Springer Publishing Company

Access to resources Recommend Favorite

Bit-serial architecture for rank order and stack filters

By Hiasat A.   Hasan O.  

Integration, the VLSI Journal, Vol. 36, Iss. 1, 2003-09 ,pp. : 3-12

Elsevier

Access to resources Recommend Favorite