Author： Choi Yoon-Hwa Jung Edward
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.87, Iss.3, 2000-03, pp. : 281-291
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
New Non-Scan DFT Techniques to Achieve 100% Fault Efficiency
Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. :
Access to resources
Recommend
Multiple Scan Chain Design for Two-Pattern Testing
By Polian I.
Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. :
Power-Driven Routing-Constrained Scan Chain Design
By Bonhomme Y.
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :
Partial Scan Testing on the Register-Transfer Level
By Greene B.S.
Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. :