Performance analysis by simulation of floating-gate MOSFETs applied on a bidirectional associative memory architecture

Author: Reyes-Barranca M. A.   Moreno-Cadenas J. A.   Gómez Castañeda F.  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.88, Iss.2, 2001-02, pp. : 159-173

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract