Modelling the operation of pass transistor and CPL gates

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.88, Iss.9, 2001-09, pp. : 977-1000

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Single transistor primitive for timing and power modelling of CMOS gates

By Chatzigeorgiou A. Nikolaidis S.

International Journal of Electronics, Vol. 87, Iss. 10, 2000-10 ,pp. : 1227-1238

Taylor & Francis Ltd

Access to resources Recommend Favorite

On modelling and characterization of single electron transistor

International Journal of Electronics, Vol. 94, Iss. 6, 2007-06 ,pp. : 573-585

Taylor & Francis Ltd

Access to resources Recommend Favorite

Comparative Assessment of Adaptive Body-Bias SOI Pass-Transistor Logic

By Cho Geun

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 3, 2005-03 ,pp. : 219-229

Springer Publishing Company

Access to resources Recommend Favorite

Low power logic design using push-pull pass-transistor logics

By Paik Woo-Hyun Ki Hoon-Jae Kim Soo-Won

International Journal of Electronics, Vol. 84, Iss. 5, 1998-05 ,pp. : 467-478

Taylor & Francis Ltd

Access to resources Recommend Favorite

Modelling of lightly doped collector of a bipolar transistor operating in quasi-saturation region

By Hassan M. M. Shahidul

International Journal of Electronics, Vol. 86, Iss. 1, 1999-01 ,pp. : 1-14

Taylor & Francis Ltd

Access to resources Recommend Favorite