A new ADPLL architecture dedicated to program clock references synchronization

Author： Mannino C.   Rabah H.   Weber S.   Tanougast C.   Berviller Y.   Janiaut M.  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.93, Iss.12, 2006-12, pp. : 843-861

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A high-precision synchronization circuit for clock distribution

By Chong Lu   Hongzhou Tan   Zhikui Duan   Yi Ding  

Journal of Semiconductors, Vol. 36, Iss. 10, 2015-10 ,pp. : 105004-105012

IOP Publishing

Access to resources Recommend Favorite

Clock synchronization of MPEG-2 services over packet networks

By Noro R.   Hubaux J-P.  

Telecommunication Systems, Vol. 11, Iss. 1-2, 1999-01 ,pp. : 3-16

Springer Publishing Company

Access to resources Recommend Favorite

A second-order extension of the edge-selection algorithm for a ΣΔ-DAC architecture insensitive to oversampling clock jitter

By Lee Eel-Wan  

International Journal of Electronics, Vol. 88, Iss. 6, 2001-06 ,pp. : 677-693

Taylor & Francis Ltd

Access to resources Recommend Favorite

A new fixed-gain amplifier architecture

By Comer Donald T.   Comer David J.  

International Journal of Electronics, Vol. 84, Iss. 4, 1998-04 ,pp. : 345-358

Taylor & Francis Ltd

Access to resources Recommend Favorite

A new physical unclonable function architecture

By Chuang Bai   Xuecheng Zou   Kui Dai  

Journal of Semiconductors, Vol. 36, Iss. 3, 2015-03 ,pp. : 35005-35010

IOP Publishing

Access to resources Recommend Favorite