A second-order extension of the edge-selection algorithm for a ΣΔ-DAC architecture insensitive to oversampling clock jitter

Author： Lee Eel-Wan

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.88, Iss.6, 2001-06, pp. : 677-693

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Oversampling ΣΔ Analog-to-Digital Converters Modeling Based on VHDL

By Baraniecki R.

Analog Integrated Circuits and Signal Processing, Vol. 16, Iss. 2, 1998-06 ,pp. : 101-109

Springer Publishing Company

Access to resources Recommend Favorite

Parallel algorithm for computation of second-order sequential best rotations

By Redif Soydan Kasap Server

International Journal of Electronics, Vol. 100, Iss. 12, 2013-12 ,pp. : 1646-1651

Taylor & Francis Ltd

Access to resources Recommend Favorite

Clock jitter generator with picoseconds resolution

By Jovanović Goran Stojčev Mile Nikolić Tatjana

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 779-792

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low jitter PLL clock used for phase change memory

By Xiao Hong Houpeng Chen Zhitang Song Daolin Cai Xi Li

Journal of Semiconductors, Vol. 34, Iss. 2, 2013-02 ,pp. : 25012-25016

IOP Publishing

Access to resources Recommend Favorite

A Second-Order Cone Programming Method for Multiuser Detection Problem

By Mu Xuewen

Wireless Personal Communications, Vol. 60, Iss. 2, 2011-09 ,pp. : 335-344

Springer Publishing Company

Access to resources Recommend Favorite