A satisfiability formulation for FPGA routing with pin rearrangements

Author： He F.  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.94, Iss.9, 2007-09, pp. : 857-868

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Constraint Formulation for Minimum-Energy Multicast Routing in Wireless Multihop Ad-hoc Networks

By Guo Song  

Wireless Networks, Vol. 12, Iss. 1, 2006-02 ,pp. : 23-32

Springer Publishing Company

Access to resources Recommend Favorite

FPGA Synthesis of VHDL OFDM System

By Mohamed M.  

Wireless Personal Communications, Vol. 70, Iss. 4, 2013-06 ,pp. : 1885-1909

Springer Publishing Company

Access to resources Recommend Favorite

基于FPGA的SDRAM控制器设计开发Design of SDRAM Controller Based on FPGA

By 仲玲利   周晓波  

Open Journal of Circuits and Systems, Vol. 3, Iss. 1, 2014-03 ,pp. : 19-24

汉斯出版社

Access to resources Recommend Favorite

Applications of Boolean Satisfiability to Verification and Testing of Switch-Level Circuits

By Favalli M.   Dalpasso M.  

Journal of Electronic Testing, Vol. 30, Iss. 1, 2014-02 ,pp. : 41-55

Springer Publishing Company

Access to resources Recommend Favorite

Reactance influence on PIN diode attenuators

By Caverly Robert H.  

International Journal of Electronics, Vol. 93, Iss. 8, 2006-08 ,pp. : 511-520

Taylor & Francis Ltd

Access to resources Recommend Favorite