A very high-speed CMOS 4-2 compressor using fully differential current-mode circuit techniques

By Aliparast Peiman  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 235-243

Springer Publishing Company

Access to resources Recommend Favorite

Built-in Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers

By Lo H-Y.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 245-269

Springer Publishing Company

Access to resources Recommend Favorite

Architecture for a high-speed standard basis GF(2m) multiplier with a constant primitive coefficient set

By Choi Sungsoo  

International Journal of Electronics, Vol. 89, Iss. 10, 2002-01 ,pp. : 801-810

Taylor & Francis Ltd

Access to resources Recommend Favorite

The architecture of a highly reconfigurable RISC dataflow array processor

By Sait Sadiq M.   Farooqui Aamir A.  

International Journal of Electronics, Vol. 83, Iss. 4, 1997-10 ,pp. : 493-518

Taylor & Francis Ltd

Access to resources Recommend Favorite

A high-speed algorithmic ADC

By Riewruja Vanchai   Chaikla Amphawan  

International Journal of Electronics, Vol. 91, Iss. 12, 2004-12 ,pp. : 719-733

Taylor & Francis Ltd

Access to resources Recommend Favorite