New topology for a variable differential delay line using the FGMOS transistor

Author: de la Cruz-Alejo J.   Gomez-Castaneda F.   Moreno-Cadenas J. A.  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.95, Iss.12, 2008-01, pp. : 1305-1321

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract