Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.96, Iss.11, 2009-11, pp. : 1183-1189

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A new all-digital phase-locked loop with high precision and low jitter

By Chow Hwang-Cherng Su Chung-Hsin

International Journal of Electronics, Vol. 95, Iss. 12, 2008-01 ,pp. : 1241-1249

Taylor & Francis Ltd

Access to resources Recommend Favorite

Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter

By Nissinen Ilkka

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 271-280

Springer Publishing Company

Access to resources Recommend Favorite

A 2 GHz Phase-Locked Loop Frequency Synthesizer with On-Chip VCO

By Ahola R. Vikla J. Lindfors S. Routama J. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 43-54

Springer Publishing Company

Access to resources Recommend Favorite

A 5 GHz 90-nm CMOS all digital phase-locked loop

By Lu Ping Sjöland Henrik

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 49-59

Springer Publishing Company

Access to resources Recommend Favorite

High-speed testing of Josephson logic circuits by an on-chip signal-pattern generator

By Hashimoto Y. Yorozu S. Numata H. Koike M. Tanaka M. Tahara S.

Applied Superconductivity, Vol. 6, Iss. 10, 1999-10 ,pp. : 823-828

Elsevier

Access to resources Recommend Favorite