A proposed SRAM cell for low power consumption during write operation

ISSN： 1356-5362

Source： Microelectronics International, Vol.26, Iss.1, 2009-01, pp. : 37-42

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

High density and low leakage current based SRAM cell using 45 nm technology

By Akashe Shyam

International Journal of Electronics, Vol. 100, Iss. 4, 2013-04 ,pp. : 536-552

Taylor & Francis Ltd

Access to resources Recommend Favorite

Fast settling opamp with low power consumption

International Journal of Electronics, Vol. 94, Iss. 7, 2007-07 ,pp. : 683-698

Taylor & Francis Ltd

Access to resources Recommend Favorite

Optimizing CMOS Transconductor-C Filters for Low Power Wide Band Operation

By Guo N.

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 1, 2001-07 ,pp. : 107-114

Springer Publishing Company

Access to resources Recommend Favorite

Semi-static threshold-triggered delay elements for low power operation

By Jung Louis

Analog Integrated Circuits and Signal Processing, Vol. 75, Iss. 3, 2013-06 ,pp. : 435-445

Springer Publishing Company

Access to resources Recommend Favorite

A modified MAP decoder architecture for low power consumption using folded technique

By Shiyamala S.

International Journal of Electronics, Vol. 100, Iss. 7, 2013-07 ,pp. : 900-912

Taylor & Francis Ltd

Access to resources Recommend Favorite