A HW/SW design methodology for embedded SIMD vector signal processors

Author： Robelly J.P.   Cichon G.   Ahlendorf H.   Fettweis G.  

Publisher： Inderscience Publishers

ISSN： 1741-1068

Source： International Journal of Embedded Systems, Vol.3, Iss.3, 2008-09, pp. : 160-169

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A HW/SW Partitioner for Multi-Mode Multi-Task Embedded Applications

By Kim Young-Jun   Kim Taewhan  

Journal of VLSI Signal Processing, Vol. 44, Iss. 3, 2006-09 ,pp. : 269-283

Springer Publishing Company

Access to resources Recommend Favorite

Horizontal and vertical HW/SW co-design flows for power aware smart card designs

By Grumer M.   Steger Ch.   Wendt M.   Muehlberger A.   Neffe U.  

International Journal of Embedded Systems, Vol. 3, Iss. 1-2, 2007-12 ,pp. : 93-106

Inderscience Publishers

Access to resources Recommend Favorite

A scheduler synthesis methodology for joint SW/HW design exploration of SoC

By Assayad Ismail  

Design Automation for Embedded Systems, Vol. 14, Iss. 2, 2010-06 ,pp. : 75-103

Springer Publishing Company

Access to resources Recommend Favorite

A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library

By Sudarsanam A.   Malik S.   Fujita M.  

Design Automation for Embedded Systems, Vol. 4, Iss. 2, 1999-02 ,pp. : 187-206

Springer Publishing Company

Access to resources Recommend Favorite

A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library

By Sudarsanam Ashok   Malik Sharad   Fujita Masahiro  

Design Automation for Embedded Systems, Vol. 4, Iss. 2-3, 1999-03 ,pp. : 187-206

Springer Publishing Company

Access to resources Recommend Favorite