An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture

By Furhad Hasan   Haque Mohammad   Kim Cheol-Hong   Kim Jong-Myon  

Wireless Personal Communications, Vol. 73, Iss. 4, 2013-12 ,pp. : 1403-1419

Springer Publishing Company

Access to resources Recommend Favorite

Optimizing the Dimensions of Driver and Power Transistor in Switching CMOS RF Amplifiers

By Reynaert P.  

Analog Integrated Circuits and Signal Processing, Vol. 32, Iss. 2, 2002-08 ,pp. : 177-182

Springer Publishing Company

Access to resources Recommend Favorite

Evaluation of resistance of CMOS LSIC to the factor of absorbed dose under the pulsed radiation effect

By Sogoyan A.  

Russian Microelectronics, Vol. 40, Iss. 3, 2011-05 ,pp. : 185-193

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Reading sensitivity of a new thermomechanical data-storage technique: The effect of reducing probe dimensions

By Petrin A.  

Russian Microelectronics, Vol. 35, Iss. 2, 2006-03 ,pp. : 105-115

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

A Chip for an Implantable Neural Stimulator

By Gudnason G.  

Analog Integrated Circuits and Signal Processing, Vol. 22, Iss. 1, 2000-01 ,pp. : 81-89

Springer Publishing Company

Access to resources Recommend Favorite