FPGA Based High Performance Double-Precision Matrix Multiplication

Author： Kumar Vinay Joshi Siddharth Patkar Sachin Narayanan H.

ISSN： 0885-7458

Source： International Journal of Parallel Programming, Vol.38, Iss.3-4, 2010-06, pp. : 322-338

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

大型矩阵相乘并行计算的特性分析 Performance Analysis of Large Scale Parallel Matrix Multiplication

By 尚智陈硕

Software Engineering and Applications, Vol. 02, Iss. 01, 2013-02 ,pp. : 15-19

汉斯出版社

Access to resources Recommend Favorite

Performance modeling and optimization of sparse matrix-vector multiplication on NVIDIA CUDA platform

By Xu Shiming

The Journal of Supercomputing, Vol. 63, Iss. 3, 2013-03 ,pp. : 710-721

Springer Publishing Company

Access to resources Recommend Favorite

Designing a novel high-performance FPGA architecture for data intensive applications

By Siozios Kostas

Journal of Real-Time Image Processing, Vol. 4, Iss. 2, 2009-06 ,pp. : 155-166

Springer Publishing Company

Access to resources Recommend Favorite

High performance implementation of texture features extraction algorithms using FPGA architecture

By Akoushideh Ali Shahbahrami Asadollah Maybodi Babak

Journal of Real-Time Image Processing, Vol. 9, Iss. 1, 2014-03 ,pp. : 141-157

Springer Publishing Company

Access to resources Recommend Favorite

Performance analysis of distributed symmetric sparse matrix vector multiplication algorithm for multi‐core architectures

CONCURRENCY AND COMPUTATION: PRACTICE & EXPERIENCE (ELECTRONIC), Vol. 27, Iss. 17, 2015-12 ,pp. : 5019-5036

John Wiley & Sons Inc

Access to resources Recommend Favorite