Partitioning Methodology for Heterogeneous Reconfigurable Functional Units

Author： Galanis Michalis   Dimitroulakos Gregory   Goutis Costas  

Publisher： Springer Publishing Company

ISSN： 0920-8542

Source： The Journal of Supercomputing, Vol.38, Iss.1, 2006-10, pp. : 17-34

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Synthesis and Time Partitioning for Reconfigurable Systems

By Ouni B.   Mtibaa A.   Abid M.  

Design Automation for Embedded Systems, Vol. 9, Iss. 3, 2004-09 ,pp. : 177-191

Springer Publishing Company

Access to resources Recommend Favorite

Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems

By Tseng Po-Chih   Huang Chao-Tsung   Chen Liang-Gee  

Journal of VLSI Signal Processing, Vol. 41, Iss. 1, 2005-08 ,pp. : 35-47

Springer Publishing Company

Access to resources Recommend Favorite

Functional programming of real-time reconfigurable embedded systems

By Strelzoff Alan G.  

International Journal of Embedded Systems, Vol. 2, Iss. 1-2, 2006-07 ,pp. : 106-113

Inderscience Publishers

Access to resources Recommend Favorite

An integrated high-level hardware/software partitioning methodology

By Abdelhalim M.   Habib S.  

Design Automation for Embedded Systems, Vol. 15, Iss. 1, 2011-03 ,pp. : 19-50

Springer Publishing Company

Access to resources Recommend Favorite

Parallel computing on graphics processing units and heterogeneous platforms

By  

CONCURRENCY AND COMPUTATION: PRACTICE & EXPERIENCE (ELECTRONIC), Vol. 27, Iss. 6, 2015-04 ,pp. : 1525-1527

John Wiley & Sons Inc

Access to resources Recommend Favorite