Synthesis and Time Partitioning for Reconfigurable Systems

ISSN： 0929-5585

Source： Design Automation for Embedded Systems, Vol.9, Iss.3, 2004-09, pp. : 177-191

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Architecture synthesis methodology for cost-effective run-time reconfigurable systems

By Chun Pil Woo

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 225-234

Inderscience Publishers

Access to resources Recommend Favorite

Functional programming of real-time reconfigurable embedded systems

By Strelzoff Alan G.

International Journal of Embedded Systems, Vol. 2, Iss. 1-2, 2006-07 ,pp. : 106-113

Inderscience Publishers

Access to resources Recommend Favorite

Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey

By Shoa Alireza Shirani Shahram

Journal of VLSI Signal Processing, Vol. 39, Iss. 3, 2005-03 ,pp. : 213-235

Springer Publishing Company

Access to resources Recommend Favorite

Real-time reconfigurable cache for low-power embedded systems

By Jheng Geng-Cyuan

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 235-247

Inderscience Publishers

Access to resources Recommend Favorite

Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip

By Fei Yunsi Jha Niraj K.

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 2-13

Inderscience Publishers

Access to resources Recommend Favorite