A continuation-based noninterruptible multithreading processor architecture

Author： Amamiya Satoshi Amamiya Makoto Hasegawa Ryuzo Fujita Hiroshi

ISSN： 0920-8542

Source： The Journal of Supercomputing, Vol.47, Iss.2, 2009-02, pp. : 228-252

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Continuation-Based Multiprocessing Revisited

By Wand M.

LISP and Symbolic Computation, Vol. 12, Iss. 3, 1999-10 ,pp. : 283-283

Springer Publishing Company

Access to resources Recommend Favorite

Continuation-Based Multiprocessing

By Wand M.

LISP and Symbolic Computation, Vol. 12, Iss. 3, 1999-10 ,pp. : 285-299

Springer Publishing Company

Access to resources Recommend Favorite

Parallel Queue Processor Architecture Based on Produced Order Computation Model

By Sowa Masahiro Abderazek Ben Yoshinaga Tsutomu

The Journal of Supercomputing, Vol. 32, Iss. 3, 2005-06 ,pp. : 217-229

Springer Publishing Company

Access to resources Recommend Favorite

A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design

International Journal of Embedded and Real-Time Communication Systems (IJERTCS), Vol. 6, Iss. 1, 2015-01 ,pp. : 101-131

IGI Global_journal

Access to resources Recommend Favorite

Architecture for video coding on a processor with an ARM and DSP cores

By Huang Yung-Sung Chieu Bin-Chang

Multimedia Tools and Applications, Vol. 54, Iss. 2, 2011-08 ,pp. : 527-543

Springer Publishing Company

Access to resources Recommend Favorite