Fractional Rate Dataflow Model for Efficient Code Synthesis

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.37, Iss.1, 2004-05, pp. : 41-51

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Computationally efficient rate dependent hysteresis model

By Füzi János

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 18, Iss. 3, 1999-03 ,pp. : 445-457

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Modular static scheduling of synchronous data-flow networks: An efficient symbolic representation

By Pouzet Marc Raymond Pascal

Design Automation for Embedded Systems, Vol. 14, Iss. 3, 2010-09 ,pp. : 165-192

Springer Publishing Company

Access to resources Recommend Favorite

MEMBRE: AN EFFICIENT TWO-DIMENSIONAL PROCESS CODE FOR VLSI

By MURPHY W.D. HALL W.F. MALDONADO C.D. LOUIE S.A.

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 1, Iss. 4, 1993-12 ,pp. : 219-239

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Efficient storage and fast querying of source code

By Panchenko Oleksandr

Information Systems Frontiers, Vol. 13, Iss. 3, 2011-07 ,pp. : 349-357

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient Picture-Rate Up-Converter

By Berić Aleksandar Haan Gerard Sethuraman Ramanathan Meerbergen Jef

Journal of VLSI Signal Processing, Vol. 41, Iss. 1, 2005-08 ,pp. : 49-63

Springer Publishing Company

Access to resources Recommend Favorite