Power Analysis of a General Convolution Algorithm Mapped on a Linear Processor Array

Author： Manniesing Rashindra   Kleihorst Richard   van der Avoird André   Hendriks Emile  

Publisher： Springer Publishing Company

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.37, Iss.1, 2004-05, pp. : 5-19

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Multiple Graph Embeddings into a Processor Array with Spanning Buses

By Kim S-Y.   Chwa K-Y.  

Journal of Parallel and Distributed Computing, Vol. 52, Iss. 1, 1998-07 ,pp. : 24-39

Academic Press

Access to resources Recommend Favorite

A convolution algorithm for product-form queueing networks with blocking

By Balsamo S.   Clò M.C.  

Annals of Operations Research, Vol. 79, Iss. 1, 1998-01 ,pp. : 97-117

Springer Publishing Company

Access to resources Recommend Favorite

An Improved Algorithm for Array Alignment

By Milosavljević I.  

Journal of Parallel and Distributed Computing, Vol. 58, Iss. 1, 1999-07 ,pp. : 44-67

Academic Press

Access to resources Recommend Favorite

A Bipartite Genetic Algorithm for Multi-processor Task Scheduling

By Bonyadi Mohammad   Ebrahimi Moghaddam Mohsen  

International Journal of Parallel Programming, Vol. 37, Iss. 5, 2009-10 ,pp. : 462-487

Springer Publishing Company

Access to resources Recommend Favorite

A Parallel Algorithm for Global Routing Using an Associative Processor

By Park T.  

Journal of Parallel and Distributed Computing, Vol. 38, Iss. 1, 1996-10 ,pp. : 51-62

Academic Press

Access to resources Recommend Favorite