Interleaving on Parallel DSP Architectures: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

Author： Richter Thomas   Fettweis Gerhard P.  

Publisher： Springer Publishing Company

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.39, Iss.1-2, 2005-01, pp. : 161-173

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Guest Editorial: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

By Shanbhag Naresh   Parhi Keshab  

Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. : 5-6

Springer Publishing Company

Access to resources Recommend Favorite

QVGA/CIF Resolution MPEG-4 Video Codec Based on a Low-Power and General-Purpose DSP: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

By Hatabu Atsushi   Miyazaki Takashi   Kuroda Ichiro  

Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. : 7-14

Springer Publishing Company

Access to resources Recommend Favorite

Flexible Implementation of a WCDMA Rake Receiver: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

By Harju Lasse   Kuulusa Mika   Nurmi Jari  

Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. : 147-160

Springer Publishing Company

Access to resources Recommend Favorite

A/D Precision Requirements for Digital Ultra-Wideband Radio Receivers: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

By Newaskar Puneet P.   Blazquez Raul   Chandrakasan Anantha P.  

Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. : 175-188

Springer Publishing Company

Access to resources Recommend Favorite

Energy Efficient Memory Architecture for High Speed Decoding of Block Turbo-Codes with the Fang-Buda Algorithm: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

By Bougard B.   Rullmann M.   Brockmeyer E.   van der Perre L.   Catthoor F.   Dehaene W.  

Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. : 79-92

Springer Publishing Company

Access to resources Recommend Favorite