Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems

Author: Dhanwada Nagu   Bergamaschi Reinaldo   Dungan William   Nair Indira   Gramann Paul   Dougherty William   Lin Ing-Chao  

Publisher: Springer Publishing Company

ISSN: 0929-5585

Source: Design Automation for Embedded Systems, Vol.10, Iss.2-3, 2005-09, pp. : 105-125

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract