Transistor memory devices with large memory windows, using multi-stacking of densely packed, hydrophobic charge trapping metal nanoparticle array

By  

Nanotechnology, Vol. 25, Iss. 50, 2014-12 ,pp. : 505604-505614

IOP Publishing

Access to resources Recommend Favorite

INTEGRATION PROCESSES AND PROPERTIES OF SEMICONDUCTIVE OXIDE MEMORY TRANSISTOR

By LI TINGKAI   HSU SHENG   ULRICH BRUCE   EVANS DAVE  

Integrated Ferroelectrics, Vol. 81, Iss. 1, 2006-11 ,pp. : 27-36

Taylor & Francis Ltd

Access to resources Recommend Favorite

MODELING OF A FERROELECTRIC FIELD-EFFECT TRANSISTOR STATIC RANDOM ACCESS MEMORY CELL

By Phillips Thomas   Macleod Todd   Ho Fat  

Integrated Ferroelectrics, Vol. 96, Iss. 1, 2008-01 ,pp. : 69-74

Taylor & Francis Ltd

Access to resources Recommend Favorite

Spike-timing dependent plasticity in a transistor-selected resistive switching memory

By Ambrogio S   Balatti S   Nardi F   Facchinetti S   Ielmini D  

Nanotechnology, Vol. 24, Iss. 38, 2013-09 ,pp. : 384012-384020

IOP Publishing

Access to resources Recommend Favorite

New memory devices based on the proton transfer process

By  

Nanotechnology, Vol. 27, Iss. 1, 2016-01 ,pp. : 15202-15209

IOP Publishing

Access to resources Recommend Favorite