A general structure of all-edges-triggered flip-flop based on multivalued clock

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.12, 2013-12, pp. : 1637-1645

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Novel design and simulation of microthyristor-based flip-flop circuits

By Hafez I. M. Zekry A.

International Journal of Electronics, Vol. 91, Iss. 2, 2004-02 ,pp. : 107-117

Taylor & Francis Ltd

Access to resources Recommend Favorite

Effective Timing Error Tolerance in Flip-Flop Based Core Designs

By Valadimas Stefanos Tsiatouhas Yiorgos Arapoyanni Angela Xarchakos Petros

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 795-804

Springer Publishing Company

Access to resources Recommend Favorite

FGMOS flip-flop for low-power signal processing

By Cisneros-Sinencio Luis F. Diaz-Sanchez Alejandro Ramirez-Angulo Jaime

International Journal of Electronics, Vol. 100, Iss. 12, 2013-12 ,pp. : 1683-1689

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 130 nm radiation hardened flip—flop with an annular gate and a C-element

By Lei Wang Jianhua Jiang Yiming Xiang Yumei Zhou

Journal of Semiconductors, Vol. 35, Iss. 1, 2014-01 ,pp. : 15010-15014

IOP Publishing

Access to resources Recommend Favorite

Energy-recovery low power C-PAL flip-flop design

By Wong H.H. Lau K.T.

Microelectronics International, Vol. 18, Iss. 2, 2001-05 ,pp. : 6-11

Emerald Group Publishing Ltd

Access to resources Recommend Favorite